



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,292	07/17/2003	Min-Chul San	8021-160 (SS-18118-US)	2476
22150	7590	03/22/2005	EXAMINER	
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD WOODBURY, NY 11797			PHAM, THANH V	
			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 03/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/621,292

Applicant(s)

SAN ET AL.

Examiner

Thanh V. Pham

Art Unit

2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 January 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) 9-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-8 and 12-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 11/08/04.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Election/Restrictions

1. Applicant's election with traverse of Group I, claims 1-8 and 12-18, in the reply filed on 01/10/2005 is acknowledged. The traversal is on the ground(s) that both Groups can be commonly found in class 257. This is not found persuasive because class 257 alone is not enough for method claim.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 3-6 and 12, 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doan et al. US 5,196,360 in combination with Takeuchi US 5,766,997.

The Doan et al. reference discloses a method for fabricating a semiconductor device, figs 1-4, comprising:

forming a field region on a substrate 12 to define an active region;

forming a gate pattern 22/14 on the active region, wherein the gate pattern includes sidewalls;

forming spacers 24 on the sidewalls of the gate pattern;
forming source/drain regions 16/18 aligned with the spacers on both sides of the gate pattern;
forming a titanium layer 28 for silicide on the entire surface of the substrate;
forming a N-rich titanium nitride layer 30 on the Ni-based metal layer;
thermally treating the Ni-based metal layer 28 for silicide and the N-rich titanium layer 30 to form a nickel silicide layer on the gate pattern and the source/ drain region;
and selectively removing the Ni-based metal layer for silicide and the N-rich titanium nitride layer, wherein a top portion of the nickel silicide on the gate pattern and the source/drain region is exposed, col. 5, lines 17-21.

Re claims 5 and 16, the Doan et al. reference discloses the chemical formula TiN_x where $x > 1$ or from about 1 to 2 or 1.1 to 1.3 (col. 2, line 8, col. 3, lines 24-31, col. 6, line 8).

Re claims 1-4 and 12-15, the Doan et al. reference does not use Ni-based metal but uses titanium as a metal layer for silicide. *Re claim 12*, the Doan et al. reference does not disclose cleaning the substrate using a wet cleaning process.

The Takeuchi reference discloses a method for fabricating a semiconductor device, embodiment 4, comprising:

forming a field region on a substrate 121 to define an active region, fig. 12A;

forming a gate pattern 125 on the active region, wherein the gate pattern includes sidewalls, fig. 12B;

forming spacers 130/131 on the sidewalls of the gate pattern, fig. 12D;

forming source/drain regions 127/128, 132/133 aligned with the spacers on both sides of the gate pattern;

"the source region is damaged by ion implantation. Before the silicide layer is formed, therefore, dilute HF cleaning is generally performed to exposed the surface of the silicon substrate", col. 9, lines 35-37;

forming nickel or titanium or cobalt (*re claims 3-4 and 14-15*) interchangeably for a metal layer 136 for silicide on the entire surface of the substrate, col. 1's lines 29-30, col. 7's lines 30-37, e.g.;

forming a titanium nitride layer 137 on the Ni-based metal layer 136;

thermally treating the Ni-based metal layer for silicide and the titanium nitride layer to form a nickel silicide layer on the gate pattern and the source/ drain region, col. 17, lines 24-30; and

selectively removing the Ni-based metal layer for silicide and the titanium nitride layer, wherein a top portion of the nickel silicide on the gate pattern and the source/drain region is exposed, col. 7, lines 39-41.

Re claims 6 and 17, the Takeuchi reference discloses the thermal treatment for forming nickel silicide layer is carried out using a RTN, col. 8, line 11.

Re claims 1 and 12, the Takeuchi reference does not use N-rich titanium nitride but uses titanium nitride and makes the titanium nitride layer enriched with nitrogen while annealing "under the nitrogen or ammonia environment", col. 8, lines 12-13.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the metal layer for silicide of the Doan et al. reference with material of nickel as taught by Takeuchi because the nickel layer for silicide of Takeuchi would provide the metal layer for silicide of Doan et al. the same characteristic as analyzed by Takeuchi to enhance the reduction in sheet resistance, col. 1, lines 24 and 65. Further, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide the process of Doan et al. with the step of cleaning the substrate using a wet cleaning process as taught by Takeuchi as the cleaning step would be selected in order to expose the surface of the silicon substrate.

4. Claims 2, 7-8 and 13, 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Doan et al with Takeuchi US as applied to claims 1, 3-5 and 12, 14-16 above, and further in view of Catabay et al. US 6,503,840 B2, Jaiswal et al. US 6,664,166 B1 and the following reason.

Although Doan et al. teaches the transistor structure is formed using conventional technique, titanium layer 28 for silicide and nitrogen-rich titanium nitride layer 30 are formed by sputtering (col. 4, lines 2-4 and 35-54), and Takeuchi teaches cleaning the surface of the substrate and forming the nickel and titanium nitride layer by

sputtering; none of the reference teaches at what temperature the Ni-based metal layer is formed and using RF sputtering etching to remove particles from the surface of the substrate in situ with the formation of Ni-based layer and TiN layer.

Re claims 2 and 13, choice of temperature in the formation of elements would have been a matter of routine optimization because temperature is known to affect device properties and would depend on the desired device density on the finished wafer and the desired device characteristics. One of ordinary skill in the art would have been led to the recited temperature through routine experimentation to achieve desired deposition and reaction rates.

Re claims 7-8 and 18, the Catabay et al. reference discloses the process wherein the contaminated surface is solvent cleaned to remove residues and then RF cleaned before titanium and then titanium nitride are deposited over the surface in the same chamber, abstract.

The Jaiswal et al. discloses "a method for processing a partially fabricated semiconductor wafer ... including performing a wet pre-metallization cleaning step on the surface of the wafer, performing an RF plasma sputter etching process ... while maintaining unbroken vacuum conditions ... and depositing a layer of metal on the surface of the wafer ... a stabilization bake cycle then is performed on the wafer", col. 2, lines 50-66.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the cleaning and depositing of the combination of Doan et al and Takeuchi with the teachings of Catabay et al. and/or Jaiswal et al. because the steps of cleaning/etching and depositing of Catabay et al. and/or Jaiswal et al. would provide the process of Doan et al and Takeuchi with continuous process and preventing further contamination.


Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V. Pham whose telephone number is 571-272-1866. The examiner can normally be reached on M-T (6:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

wp
TvP
03/11/2005


George Fourson
Primary Examiner